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Abstract
We propose a new methodology for automated testing of real-time applications in general and
robotic applications in particular. The starting point is a high-level speciﬁcation which can be
automatically translated into a network of timed automata. Analog or digital-clock observers are
then generated from the timed automata speciﬁcation. The system under test (SUT) is instru-
mented to export observable events and corresponding time-stamps. The traces generated by the
SUT are fed to the observer (on-the-ﬂy or oﬀ-line). The latter checks whether each trace conforms
to the speciﬁcation. The approach has been applied to the K9 Martian Rover executive of NASA.
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1 Introduction
Computer-aided veriﬁcation of programs has been studied for decades by the
formal method research community. Diﬀerent models and speciﬁcation lan-
guages have been proposed to describe systems and express desired proper-
ties about them in a precise way. The expressivity and the applicability of
such models to various domains has been studied. It has been realized quite
early, however, that the approach suﬀers from two fundamental problems of in-
tractability. First, undecidability, because of Turing-machine expressiveness of
many inﬁnite-state models. Second, intractability because of state-explosion,
that is, prohibitively large state spaces to be explored. A large eﬀort then con-
centrated in tackling these problems, resulting in a number of signiﬁcant ad-
vances. Powerful theorem-proving techniques, (semi-)automatic abstractions,
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symbolic representations of state space, on-the-ﬂy algorithms, compositional
and assume-guarantee methods, etc. Despite these, intractability remains a
major obstacle to the applicability of formal veriﬁcation.
Another major obstacle is the fact that for a number of systems, a formal
model simply does not exist and is too diﬃcult or costly to build.
A complementary or alternative approach widely used in the industry to-
day is testing. Testing is less ambitious than veriﬁcation, in the sense that
it only aims at ﬁnding bugs, and not at proving correctness. Indeed, most
test methods are not complete (i.e., the system cannot be guaranteed to be
correct even if it passes all tests). Nevertheless, conﬁdence in the correctness
of the system increases as the number of successful tests increases [27]. This
feature of testing is particularly appealing to the industry, because it allows
engineers to decide how much eﬀort to put in validation, in contrast to an
“all-or-nothing” veriﬁcation approach.
Moreover, testing does not require a model of the system under test (SUT).
Most testing methods are “black box”, in the sense that the only knowledge
about the SUT is its interface to the outside world (set of inputs and outputs).
A model of the speciﬁcation is necessary for automated test generation, how-
ever, this model is usually ﬁnite state and much smaller than a model of the
SUT. This, and the feature above, makes testing tractable.
In this paper, we propose a new methodology of dynamic testing for real-
time applications. It is dynamic in the sense that it makes use of instrumenta-
tion of the SUT and of run-time veriﬁcation technology. The class of systems
we are targetting includes all systems where a speciﬁcation exists and can be
translated into (or given directly as) a network of timed automata (TA) [2].
Many instances of such systems can be found in the domain of robotics. There,
a plan deﬁnes the steps to be performed to achieve a mission, and also gives
detailed information about order, timing, etc., of these steps. The plan is fed
as an input to an execution platform (the term includes software, middleware
and hardware) which must implement it, by performing the speciﬁed steps
in the speciﬁed timing and order. Thus, the plan can be taken to be the
speciﬁcation and the platform executing this plan to be the SUT.
Our methodology is illustrated in Figure 1 and is described in detail in
Section 2. Let us brieﬂy summarize it here. The starting point is a plan,
which is taken to be a high-level speciﬁcation. This plan is automatically
translated into a TA model. From the latter an observer is automatically
synthesized. The observer is also a testing device, that is, it checks whether
a sequence of observations (with time-stamps) conforms to the speciﬁcation.
The execution platform is instrumented, so that it can be interfaced with the
observer. This interface must essentially export observable events and time-
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stamps for these events. The ﬁnal step is the testing itself. It can be done: (1)
either on-the-ﬂy, by running the plan on the instrumented execution platform
and feeding the observations to the observer; (2) or oﬀ-line, by generating a
set of “log-traces” from the execution platform, then feeding these traces to
the observer one by one.
The main advantage of our method is that it is potentially fully-automatic.
Plans can be automatically translated into networks of TA [1]. Observers for
TA can be generated automatically, as we show here. For the case study
reported in this paper, we relied on the help of Klaus Havelund and Rich
Washington at NASA, for the instrumentation of the execution platform and
the generation of the traces. However, it should be possible to automate this
part as well, in the general case, by identifying a mapping between platform
events and speciﬁcation events, and automatically scanning the code, adding
event/time-stamp exporting commands to the identiﬁed platform events. Fi-
nally, the observation/testing process is automatic as well.
The rest of the paper is organized as follows. Section 2 presents the
methodology in detail. Section 3 gives a short review of the model of timed
automata. Section 4 describes plans and their translation to networks of TA.
Section 5 shows how observers can be generated automatically from TA. Sec-
tion 6 discusses the application of our method on the K9 Rover case study.
Section 7 contains conclusions and plans for future work.
Related work
[4] report work very much related to ours. Their scheme is also based on the
instrumentation of the SUT and the runtime analysis of the instrumented SUT
using an observer. The starting point of their method is a test-input generator,
which generates inputs to the instrumented SUT. These inputs are also fed to
a property generator, which generates properties that the SUT must satisfy
on these particular inputs. The properties and the execution traces are fed
to an observer, which checks whether the former are satisﬁed by the latter.
The test-input generator and the property generator are speciﬁcally written
for the application to be tested, while the instrumentation package and the
observer are generic tools used on diﬀerent applications. In one of the two case
studies reported in [4], namely, the K9 rover controller, the inputs are plans
like the ones we use in this paper (see Section 6). The test-input generator
generates all possible plans up to given number of nodes and bounds on timing
constraints.
The diﬀerences between our work and the work of [4] are as follows:
• [4] include a test-input generator and an instrumentation package in their
tool-chain. Our work is still incomplete in these aspects. For the K9 rover
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case study, we have relied on NASA personnel and tools for the input plans,
instrumentation and generation of traces.
• In [4], a set of untimed temporal logic properties are automatically generated
from each plan (recently, the work has been extended to real-time temporal-
logic [7]). As stated in [4], “property generation is the diﬃcult step in [the]
process” and “[the] set of properties does not fully represent the semantics
of the plan, but the approach appearred to be suﬃcient to catch a large
amount of bugs”.
In our work, plans are translated into networks of timed automata. This is
a fully-automatic and eﬃcient process, which captures the full semantics of
a plan [1]. Notice that, once generated, the TA corresponding to a plan can
be also used for other purposes than generating an observer. For instance, to
check whether the plan meets certain properties, measure delays of various
sub-stages, and so on.
• The observer tools used in [4,7] (DBRover [13], JPax [15,8], Eagle [6,5]), are
generic tools. In our work, we automatically generate an observer for each
plan. This has the potential of optimizing the observer for the particular
plan.
In conclusion, we believe that our work represents an alternative that is worth
pursuing.
2 Methodology
Our methodology is mainly focused at testing robotic applications, such as
the NASA K9 Rover (see Section 6). Such applications are often structured
in two layers. A high-level planning layer and a low-level execution layer. The
planning layer follows an input plan, which is a detailed description of the
steps needed to accomplish the mission at hand. The planning layer issues
commands to the execution layer, which tries to implement them and returns
the results, including status information about success or failure. The planning
layer then plans the next steps depending on this feedback and the instructions
in the plan.
A number of planning languages for robotic applications exist, see, for
instance [20,17,18,24,22,21,14]. These languages allow to specify the ordering
of the steps, their timing, how to handle exceptions or failures, and so on.
Thus, they can be seen as the speciﬁcation of the mission. A correct execution
platform must then meet this speciﬁcation. Our objective is to check this by
testing. More precisely, our methodology is illustrated in Figure 1. It consists
of the following phases:
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Fig. 1. Methodology
(i) Automatic generation of a timed-automaton speciﬁcation from the plan.
(ii) Automatic generation of an observer from the timed-automaton speciﬁ-
cation.
(iii) Instrumentation of the system under test, that is, the execution platform.
(iv) Execution and testing of the instrumented execution platform.
In the ﬁgure, solid arrows represent model and program transformations and
dashed arrows represent data ﬂow (output/input). We elaborate on each of
the above phases in what follows.
The ﬁrst step is to translate the plan in the form of a timed automaton,
or a network of timed automata (TA). The translation must preserve the
semantics of the plan, that is, the semantics of the TA and of the plan must
be equivalent. It may also be the case that the TA deﬁnes the semantics of
the plan in a formal way, as in [1] and this paper.
Having obtained the TA speciﬁcation A, the next step consists in gener-
ating automatically an observer for A. The observer is a testing device. It
observes the system under test (SUT) and checks whether the trace generated
by the SUT conforms to A. The observed traces are sequences of observable
events and associated time-stamps. The accuracy of the time-stamps depends
on the accuracy of the clocks of the observer. In this paper, we consider two
types of observers (we follow the terminology of [16]). Analog observers, which
can observe real-time precisely, and digital (or periodic-sampling) observers,
which measure time with a clock ticking at a given period. Digital-clock ob-
servers are clearly more realistic to implement, since in practice the observer
will only have access to a ﬁnite-precision clock. However, analog-clock ob-
servers are still useful, for instance, when the implementation is discrete-time
but its time step is not known a-priori.
An observed trace conforms to A if it can possibly be generated by A.
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Notice that A is typically modeled as a network of TA, which induces non-
determinism and internal communication between the automata. These are
artifacts of the model, irrelevant to the external behavior and to the speci-
ﬁcation itself. Thus, we “hide” them, by considering them as unobservable
events. This means that the observer checks if the observed trace is a possible
observation resulting from some trace of A.
The third step is the instrumentation of the execution platform. It aims at
interfacing the latter with the testing device (the observer). Two possibilities
exist here. Either testing is performed on-the-ﬂy (or on-line), that is, during
execution of the platform, which is connected to the observer at real-time. Or
it is performed oﬀ-line, that is, by ﬁrst executing the platform multiple times
to obtain a set of log-traces, then feeding these traces to the observer. In both
cases, the instrumented platform must be able to expose a set of observable
events to the observer. In the case of testing oﬀ-line, the platform must also
record the time-stamps of these events. For testing on-line, time-stamping
can be done by the platform or by the observer. In the latter case, possible
interfacing delays must be taken into account.
Instrumentation can be done manually or automatically. Depending on
the complexity of the SUT, it can be a non-trivial task. Care should be taken
so that the instrumentation does not itself alter the behavior of the system.
For instance, the overhead of added code should be minimal, so as not to aﬀect
execution times of the tasks in the system. These are problems inherent in
any instrumentation process, and are beyond the scope of this paper.
The ﬁnal step is the testing procedure per-se. The traces generated by the
instrumented platform are fed to the observer, either in real-time (for on-the-
ﬂy testing) or oﬀ-line. The observer checks conformance of each trace. If a
trace is found non-conforming to the speciﬁcation, the SUT is non-conforming.
Otherwise, no conclusion can be made. However, conﬁdence to the correctness
of the SUT is increased with the number of tests. Obtaining a representative
set of tests, so that some coverage criterion is met is an issue in any testing
method (e.g., see [27]), and is beyond the scope of the present paper.
3 Preliminaries
Timed sequences, projections and digitizations
Let N be the set of non-negative integers. Let R be the set of non-negative
rational numbers.
Consider a ﬁnite set of actions Σ. RT(Σ) (resp., DT(Σ)) is deﬁned to be
the set of all ﬁnite-length real-time sequences (resp., discrete-time sequences)
over Σ, that is, sequences of the form (a1, t1) · · · (an, tn), where n ≥ 0, for all
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1 ≤ i ≤ n, ai ∈ Σ and ti ∈ R (resp., ti ∈ N), and for all 1 ≤ i < j ≤ n,
ti ≤ tj.  will denote the empty sequence. ti will be called the time-stamp of
ai. Notice that time-stamps are relative to the beginning of a sequence. Thus,
when concatenating sequences, they need to be adjusted. More precisely,
given ρ = (a1, t1) · · · (an, tn) and σ = (b1, t′1) · · · (bm, t′n), ρ · σ is the sequence
(a1, t1) · · · (an, tn)(b1, tn + t′1) · · · (bm, tn + t′m). The time spent in a sequence ρ,
denoted time(ρ), is the time-stamp of the last action (zero if the sequence is
empty). For example, time((a, 0.1)(b, 1.2)) = 1.2.
Given Σ′ ⊆ Σ and ρ ∈ RT(Σ) (resp., DT(Σ)), the projection of ρ to Σ′,
denoted PΣ′(ρ), is a sequence in RT(Σ
′) (resp., DT(Σ′)), obtained by “erasing”
from ρ all pairs (ai, ti) such that ai ∈ Σ′. For example, if Σ = {a, b}, Σ′ = {a}
and ρ = (a, 0)(b, 1)(a, 3), then PΣ′(ρ) = (a, 0)(a, 3). For a set of sequences
L ⊆ RT(Σ) (or L ⊆ DT(Σ)), PΣobs (L) = {PΣobs (ρ) | ρ ∈ L}.
Consider δ ∈ R, δ > 0, and ρ ∈ RT(Σ). The digitization of ρ with respect
to δ, denoted [ρ]δ, is a sequence in DT(Σ), obtained by replacing every pair
(ai, ti) in ρ by (ai,  tiδ ), where x is the integral part of x. For example, if
ρ = (a, 0.1)(b, 0.9)(c, 1)(d, 2.3), then [ρ]1 = (a, 0)(b, 0)(c, 1)(d, 2) and [ρ]0.5 =
(a, 0)(b, 1)(c, 2)(d, 4). For a set of sequences L ⊆ RT(Σ), [L]δ = {[ρ]δ | ρ ∈ L}.
Timed automata
We use timed automata (TA) [2] with deadlines to model urgency [23,9]. A
timed automaton over Σ (TA) is a tuple A = (Q, q0, X,Σ,E) where Q is a ﬁnite
set of locations; q0 ∈ Q is the initial location; X is a ﬁnite set of clocks; E is a
ﬁnite set of edges. Each edge is a tuple (q, q′, ψ, r , d , a), where q, q′ ∈ Q are the
source and destination locations; ψ is the guard, a conjunction of constraints of
the form x#c, where x ∈ X, c is an integer constant and # ∈ {<,≤,=,≥, >};
r ⊆ X is the clock reset; d ∈ {lazy, delayable, eager} is the deadline; and a ∈ Σ
is the action. Intuitively, eager transitions must be executed as soon as they
are enabled and waiting is not allowed; lazy transitions do not impose any
restriction on time passing; ﬁnally, when a delayable transition is enabled,
waiting is allowed as long as time progress does not disable it. We will not
allow eager edges with guards of the form x > c.
A TA A deﬁnes an inﬁnite labeled transition system (LTS). Its states are
pairs s = (q, v), where q ∈ Q and v : X → R is a clock valuation. 0 is
the valuation assigning 0 to every clock of A. SA is the set of all states and
sA0 = (q0,0) is the initial state. There are two types of transitions:
• discrete transitions of the form (q, v) a→A (q′, v′), where a ∈ Σ and there
is an edge (q, q′, ψ, r , d , a), such that v satisﬁes ψ and v′ is obtained by
resetting to zero all clocks in r and leaving the others unchanged;
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• timed transitions of the form (q, v) t→A (q, v + t), where t ∈ R, t > 0 and
there is no edge (q, q′′, ψ, r , d , a), such that: either d = delayable and there
exist 0 ≤ t1 < t2 ≤ t such that v+ t1 |= ψ and v+ t2 |= ψ; or d = eager and
v |= ψ.
We use notation such as s
a→A, s  a→A, ..., to denote that there exists s′
such that s
a→A s′, there is no such s′, and so on. This notation extends to
sequences in RT(Σ): s
→A s and if s ρ→A s′ and s′ t→A a→A s′′, then s ρ·(a,t)→ A s′′.
A state s ∈ SA is reachable if there exists ρ ∈ RT(Σ) such that sA0 ρ→A s.
The set of reachable states of A is denoted Reach(A).
The set of traces of a TA A over Σ is deﬁned to be
Traces(A) = {ρ ∈ RT(Σ) | sA0 ρ→A}.(1)
Let Σobs ⊆ Σ be a set of observable actions. The actions in Σ \Σobs are called
unobservable. The set of observed traces of A with respect to Σobs is deﬁned
to be
ObsTraces(A,Σobs) = PΣobs (Traces(A)).(2)
Given δ ∈ R, δ > 0, the set of δ-digital observed traces of a TA A is deﬁned to
be
DigTraces(A,Σobs , δ) = [ObsTraces(A,Σobs)]δ.(3)
Notice that Traces(A) ⊆ RT(Σ), ObsTraces(A,Σobs) ⊆ RT(Σobs) and
DigTraces(A,Σobs , δ) ⊆ DT(Σobs).
4 Generating timed-automata from plans
In this section we describe how to obtain TA models from plans. We give the
construction for the concrete language of plans performed by the K9 Rover
executive, which is actually our case study (see section 6). Nevertheless, TA
models are general enough to capture most of the constraints expressed in
plan languages.
For the K9 Rover application, a plan is a hierarchical structure of actions
that the executive must perform. Traditionally, plans are deterministic se-
quences of actions. However, increased autonomy requires added ﬂexibility.
The plan language therefore allows branching based on conditions that need
to be checked, and also for ﬂexibility with respect to the starting time of an
action. We give here an example of a language used in the description of the
plans that the executive must execute.
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Plan → Node
Node → Block | Task
Block → (block
NodeAttr
:node-list (Node ... Node))
Task → (task
NodeAttr
:action Symbol)
NodeAttr → :id Symbol
:start-condition Condition
:waitfor-condition Condition
:maintain-condition Condition
:end-condition Condition
[:continue-on-failure]
Condition → (time [+] StartTime [+] EndTime)
(block
:id node0
:continue-on-failure
:start-condition ((1 5))
:end-condition ((1 30))
:node-list (
(block
:id node1
:continue-on-failure
:start-condition (1 5))
(block
:id node2
:continue-on-failure
:start-condition (+1 +5)
:end-condition (+1 +30)
)
)
)
Fig. 2. The concrete grammar of plans (left) and a plan example (right).
Plan Syntax
A plan is a node, a node is either a task, corresponding to an action to be
executed, or a block, corresponding to a logical group of nodes. Figure 2
shows the grammar for the language that we considered to describe plans. All
node attributes except the node id are optional. Each node may specify a set
of conditions. The start condition (that must be true at the beginning of the
node execution), the wait-for conditions (wait while the condition is not true),
the maintain condition (that must be true through the execution of the node)
and the end condition (that must be true at the end of the node execution).
Each condition includes information about relative or absolute time window,
indicating a lower and upper bound on the time. The continue-on-failure ﬂag
indicates what the behavior will be if a node failure is encountered.
We propose hereafter a compilation method allowing to obtain from a plan
(that is, a syntactic object) a network of timed automata (that is, a semantic
model) encoding all the accepted, reasonable executions of that plan.
For sake of simpliﬁcity, we consider the following abstract syntax for plans.
Deﬁnition 4.1 (plan syntax)
A plan P is a tuple (N, δ, λ, n0) where
• N is a ﬁnite set of nodes
• δ : N → N∗ is the node decomposition function, deﬁned such that the image
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set relation δˆ = {(n, n′)|n′ ∈ δ(n)} satisﬁes
· acyclicity: ∀n ∈ N. n ∈ δˆ+({n})
· disjointness: ∀n1, n2 ∈ N, n1 = n2. δˆ+({n1}) ∩ δˆ+({n2}) = ∅
• λ : N → Σ×I4×B is the node labeling function, where Σ is a set of action
labels, I = {[l, u] | l, u ∈ N} is the set of interval constraints, and B are the
booleans. That is, λ(n) = (an, (sn, wn, mn, en), fn) where an is the action
symbol, sn, wn, mn, en are respectively the start, wait-for, maintain and
end timed constraints, and fn is the continue-on-failure ﬂag associated to
the node n.
• n0 ∈ N is the main (or start) node of the plan
Plan Semantics
Nodes are executed sequentially. For every node, execution proceeds through
the following steps :
(i) Wait until the start condition is satisﬁed; if the current time passes the
end of the start condition, the node times out and this is a node failure.
(ii) The execution of a task proceeds by invoking the corresponding action.
The action takes exactly the time speciﬁed in the :duration attribute.
The action’s status must be fail, if :fail is true or the time conditions are
not met; otherwise, the status must be success. The execution of a block
simply proceeds by executing each of the node in the node-list in order.
(iii) If the time exceeds the end condition, the node fails.
On a node failure occuring in a sequence, the value of the enclosing block
node’s continue-on-failure ﬂag is checked. If true, execution proceeds to the
next node in the sequence. If false, the node failure is propagated to the block
enclosing the node and so on. If the node failure passes out to the top level
block of the plan, the execution is aborted.
We present now the semantics of nodes and plans in terms of timed au-
tomata. The semantics is constructive in the sense that, automata can be ef-
fectively constructed, depending on syntactical description of the nodes. The
semantics is also compositional in the sense that, the semantics of the plan is
obtained directly by composing of timed automata associated to nodes.
Let us ﬁrst introduce some notations for some given plan P = (N, δ, λ, n0).
The set of actions ΣP contains the set of synchronisation actions beginn,
abortn, failn, endn deﬁned for all nodes n, and the set of elementary actions
an, deﬁned for task nodes n of the plan P .
The set of clocks XP = {xn | n ∈ N} contains one clock xn for each node
n of the plan. This clock xn is set to 0 when the execution of the node n
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Fig. 3. Timed automaton for the common part (left), for the task speciﬁc part (right, up) and the
pattern for the block speciﬁc part (right, down).
begins. If cn = [l, u] is some constraint of the node n, we will note with [[cn]]
the timed guard (l ≤ xn ∧ xn ≤ u). We note also with afterc the constraint
[−∞, u] where the lower bound of c has been removed.
To each node n of P we associate a timed automaton over clocks XP and
actions ΣP . The automaton encodes the sequential behaviour described by
the node execution algorithm. Note that since the execution algorithm is
deterministic, the timed automata obtained are deterministic.
Deﬁnition 4.2 (node semantics) Figure 3 illustrates the translation. Let
n be a node with δ(n) = n1...nk and λ(n) = (an, (sn, wn, mn, en), fn). The
semantics of the node n is described by the timed automaton for the common
part, shown in the left of the ﬁgure. The speciﬁc part is ﬁlled according to node
attributes as follows. For a task node (δ(n) = ), as shown in the top-right
part of the ﬁgure. For a block node with continue on failure (fn = true), as
shown in the bottom-right part of the ﬁgure. For a block node without continue
on failure (fn = false), as shown in the bottom-right part of the ﬁgure, except
that the transition labeled ?failni leads back to the right-most bottom location.
For the sake of simplicity, we represent eager transitions using solid lines and
lazy transitions using dashed lines. ! and ? denote communication via CSP-like
message passing.
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[x2 ≥ 30]
?abort2
?abort2
[x2 ≥ 30]
!fail2
?abort2?abort1!success1
?abort1!execute1
?abort1
?abort1[1 ≤ x0 ≤ 5]
[1 ≤ x2 ≤ 30]
?fail2
?fail1
!fail0
!fail0
!fail0
[x0 ≥ 30]
!fail0
[x0 ≥ 30]
!fail0
[x0 ≥ 30]
[x0 ≥ 30]
!fail0
[x0 ≥ 30]
[x0 ≥ 30]
!abort1!fail0
[x0 ≥ 30]
!abort2!fail0
[x0 ≥ 30]
[1 ≤ x0 ≤ 5]
[1 ≤ x0 ≤ 30]
!success0
?success2
?success1
!begin2
!begin1
?begin0
x0 := 0
node0
end(1,30)
start (1,5)
node1
start (+1,+5)
end(+1,+30)
node2
start (1,5)
TA node0 TA node1 TA node2
The plan
Fig. 4. A plan and its translation to a network of three timed automata.
Finally, the semantics of the entire plan P is given by the parallel com-
position i.e, the network of timed automata deﬁned for all of its nodes. Note
that, the product automaton is deterministic too.
Deﬁnition 4.3 (plan semantics) Let P = (N, δ, λ, n0) be a plan, XP the
set of clocks and ΣP the set of actions deﬁned by P . Let Ani be the timed
automata over XP and ΣP associated to nodes ni ∈ N . The semantics of the
plan P is given by the network An0 ||An1||...||Ank.
An example of a plan and the corresponding timed automata are given in
Figure 4.
5 Generating observers from timed-automata
In this section, we deﬁne two kinds of observers for a TA speciﬁcation A. They
are distinguished by their observation capabilities with respect to time. The
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ﬁrst, called analog observers (the terminology is taken from [16]) can observe
a set of observable actions and the exact time-stamps of these actions. Thus,
these observers can be thought of possessing a “perfect”, real-time clock, which
they can consult immediately upon observing an action. The second, called
digital observers (or periodic-sampling observers) can also observe a set of
observable actions, but they only have access to a digital clock, that is, a
counter that ticks with a given period δ. Thus, when observing an action
a which occurred at real-time t, the digital observer only knows the current
value of its periodic clock, i.e.,  t
δ
.
The objective of the observers is to determine whether a given trace (gen-
erated by a system under observation) could be possibly generated by the
speciﬁcation A. If so, then the system under observation passes this test,
otherwise, it fails.
Analog and digital observer deﬁnition
Let us formalize the above notions. Let A be a TA over Σ and let Σobs ⊆ Σ
be a set of observable actions.
An analog observer for A with respect to Σobs is a total function
O : RT(Σobs) → {0, 1}(4)
such that
∀ρ ∈ RT(Σobs) .
(
O(ρ) = 1 ⇔ ρ ∈ ObsTraces(A,Σobs)
)
.(5)
Thus, an analog observer performs nothing else but a membership test: does
the observation ρ belong to the language of A, i.e., ρ ∈ ObsTraces(A,Σobs).
Notice that A has no acceptance conditions in our setting, thus, its language
is preﬁx-closed. Also notice that observers are required to be determinis-
tic, that is, to provide the same answer each time they are given the same
observation. Thus, analog observers can be seen as deterministic machines
accepting the language of A. It follows, from the fact that timed automata
are non-determinizable in general [2], that an analog observer cannot always
be represented as a timed automaton. Moreover, checking whether this is the
case for a particular automaton is undecidable [26].
A digital observer (or periodic-sampling observer) for A with respect to
Σobs and δ > 0 is a total function
D : DT(Σobs) → {0, 1}(6)
such that
∀ρ ∈ DT(Σobs) .
(
D(ρ) = 1 ⇔ ρ ∈ DigTraces(A,Σobs , δ)
)
.(7)
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Automatic observer generation using the state-estimation technique
We next show how, given a timed automaton A, analog and digital ob-
servers can be automatically generated for A. The method relies on the state-
estimation technique proposed in [25], where it was applied to fault detection.
State estimation consists in computing, given an observation, the set of
states of A which “match” this observation, that is, the set of all possible
states which can be reached by some trace which yields the observed trace.
If the state estimate remains non-empty all along the observation, then the
latter can indeed be generated by A, since there exists at least one trace of
A matching the observation. If, however, the state estimate becomes empty,
then the observation cannot be generated by A.
State estimation is not more expensive than reachability analysis. In fact,
in some cases it is cheaper. 1 As shown in [25,19], state estimates can be
represented using standard data structures for TA, such as DBMs [12], and can
be computed using various versions of symbolic successor operators, depending
on the desired estimator (analog or digital).
Generating analog observers
Consider a timed automaton A over Σ and a set of observable actions Σobs ⊆ Σ.
The analog state-estimator for A with respect to Σobs is the total function
SEa : RT(Σobs) → 2Reach(A), deﬁned as follows:
SEa(ρ) = {s | ∃σ ∈ RT(Σ) . sA0 σ→A s ∧ PΣobs (σ) = ρ}.(8)
SEa(ρ) contains all states where A can possibly be after executing a sequence
which yields the analog observation ρ.
Now, deﬁne
O(ρ) =
⎧⎨
⎩
1, if SEa(ρ) = ∅
0, otherwise
(9)
It follows easily from the deﬁnitions that O deﬁned as above is a valid analog
observer for A w.r.t. Σobs .
We proceed to discuss how SEa can be computed. Let S be a set of states
of A. Let a ∈ Σ and t ∈ R. Deﬁne the following operators:
asucc(S, a) = {s′ | ∃s ∈ S . s a→A s′}(10)
tsucc(S, t) = {s′ | ∃s ∈ S . ∃ρ ∈ RT(Σ \ Σobs) . time(ρ) = t ∧ s ρ→A s′}(11)
1 The worst-case complexity of the membership problem in timed automata is studied
in [3]. There, it is shown that for automata without epsilon-transitions (i.e., fully ob-
servable), the problem is NP-complete whereas for automata with epsilon-transitions the
problem is PSPACE-complete (i.e., as hard as reachability).
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asucc(S, a) contains all states which can be reached by some state in S after
performing action a. tsucc(S, t) contains all states which can be reached by
some state in S via a sequence ρ which contains no observable actions and
takes exactly t time units.
The following proposition shows how SEa(ρ) can be computed recursively
on ρ.
Proposition 5.1
SEa()= tsucc({sA0 }, 0)(12)
SEa(ρ · (a, t))= asucc(tsucc(SEa(ρ), t− time(ρ)), a)(13)
Generating digital observers
Consider a timed automaton A over Σ and a set of observable actions Σobs ⊆ Σ.
Let δ ∈ R, δ > 0. The digital state-estimator for A with respect to Σobs and δ
is the total function SEd : DT(Σobs) → 2Reach(A), deﬁned as follows:
SEd(ρ) = {s | ∃σ ∈ RT(Σ) . sA0 σ→A s ∧ [PΣobs (σ)]δ = ρ}.(14)
SEd(ρ) contains all states where A can possibly be after executing a sequence
which yields the digital observation ρ.
Now, deﬁne
D(ρ) =
⎧⎨
⎩
1, if SEd(ρ) = ∅
0, otherwise
(15)
It follows easily from the deﬁnitions that D deﬁned as above is a valid digital
observer for A w.r.t. Σobs and δ.
  x := 0delayable
9 ≤ x ≤ 11
tick!
x := 0
eager
x = 10
tick!
perfectly
periodic
with skew
Fig. 5. Two possible Tick automata.
We proceed to discuss how D can be computed. We ﬁrst form the product
of A with a Tick automaton like the one shown on the left of Figure 5. This
automaton models the digital clock of the observer, assumed to be perfectly
periodic with period δ = 10. Other Tick automata can also be used, like
the one on the right of the ﬁgure, to model phenomena such as clock skew
or drift. (Notice that, in these cases, the deﬁnition of DigTraces must be
modiﬁed.) Let the product automaton be Atick = A‖Tick. We assume that
S. Bensalem et al. / Electronic Notes in Theoretical Computer Science 113 (2005) 23–43 37
tick is a new observable event, not in Σ. Let S be a set of states of Atick.
Deﬁne the following operator:
usucc(S) = {s′ | ∃s ∈ S . ∃ρ ∈ RT(Σ \ Σobs) . s ρ→Atick s′}.(16)
usucc(S) contains all states which can be reached by some state in S via a
sequence ρ which contains no observable actions. Notice that, by construction
of Atick, the duration of ρ is bounded: since tick is observable and has to occur
after at most 1 time unit, time(ρ) ≤ 1.
For a ∈ Σ ∪ {tick}, deﬁne:
dsucc(S, a) = asucc(usucc(S), a).(17)
dsucck(·, a), for k ∈ N, denotes the application of dsucc(·, a) k times. That is,
dsucc0(·, a) is the identity function and dsucck+1(·, a) = dsucc(dsucck(·, a), a).
The following proposition shows how SEd(ρ) can be computed recursively
on ρ.
Proposition 5.2
SEd()= {sAtick0 }(18)
SEd(ρ · (a, k))= dsucc(dsucck(SEd(ρ), tick), a)(19)
Implementation
We have implemented a prototype observer generation tool, called TTG, on
top of the IF environment [10]. The IF modeling language allows to specify
systems consisting of many processes communicating through message passing
or shared variables and includes features such as hierarchy, priorities, dynamic
creation and complex data types. The IF tool-suite includes a variety of tools
for simulation, model checking and test generation. TTG is written in C++
and uses the basic libraries of IF for parsing and symbolic reachability of timed
automata with deadlines.
TTG takes as main input the speciﬁcation automaton, written in IF lan-
guage, and generates an oﬀ-line observer. The observer takes as input a trace
and the set of unobservable actions of the original IF speciﬁcation. The ob-
server can function either as an analog observer (default) or as a digital ob-
server (-d option).
6 Case Study
Our case study is the Mars rover controller K9, and in particular its executive
subsystem, developed at NASA Ames. It is an experimental platform for
autonomous wheeled vehicles called rovers, targeted for the exploration of the
Martian surface. K9 is speciﬁcally used to test out new autonomy software,
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Fig. 6. The K9 Rover Architecture.
such as the Rover Executive. The Rover Executive provides a ﬂexible means of
commanding a rover through plans that control the movement, experimental
apparatus, and other resources of the Rover - also taking into account the
possibiliy of failure of command actions.
The Rover executive is a software prototype written in C++ by researchers
at NASA Ames. It is a multi-threaded program that consists of approximately
35,000 lines of C++ code, of which 9600 lines of code are related to actual
functionality. The C++ code was manually translated into Java and C to
experiment with tools using three technologies: static analysis, model checking
and runtime analysis [11,4].
System Description
The Rover executive is made up of :
• A main coordinating component named Executive. It provides the main
control over how the plan is executed. Executive waits for a plan to be
available, and signals at the end of the plan execution. So, the PlanWatcher
signals when a plan is ready, and waits for end of execution to send a new
plan.
• The component for monitoring the state condition ExecCondChecker consists
of two threads, the database monitor DBMonitor just keeps watching for
changes in the database and the thread Internal decides what needs to be
done about it.
• ExecTimerChecker is the component for monitoring temporal conditions. It
consists of two threads ExecTimer and ExecTimerWaiter. Both are respec-
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start node0 922
start node1 1932
success node1 1932
start node2 2942
success node2 2942
success node0 2942
Fig. 7. A trace corresponding to the plan of Figure 4.
tively very similar to DBMonitor and Internal
• The ActionExecution thread is responsible for issuing the commands to the
Rover. It consists of a list of methods internalDoAction, doAction, stopAction,
and abortAction. ActionExecution runs the internalDoAction method, the
other methods are just called by the Executive on its own thread by simple
calls.
• Database simply receives calls to its methods. All accesses to the database
through its methods are controlled by a lock.
Synchronization between these threads is performed through mutex and con-
ditions variables.
Results
Due to intellectual property restrictions, we did not have access to the execu-
tion platform of the K9 Rover. However, NASA provided us with a set of one
hundred plans and traces, generated by the K9 Rover execution platform. We
applied our method, using the plan-to-IF translator to obtain IF models for
each plan, and TTG to generate an observer for each IF model of a plan. The
observer was then used to check the traces.
One of the plans is shown in Figure 4. Time units in the plan are in seconds.
A trace generated by the execution platform with input this plan is shown in
Figure 7 (times in the trace are in milliseconds). The trace says that node 0
starts at time 922, node 1 starts at time 1932 and completes successfully at
the same time, and so on. This trace does not conform to the speciﬁcation,
because the latter requires that node 2 ﬁnishes at least 1 second after it starts
(ﬁfth line of the block of node 2 in the plan). TTG takes a few seconds to
generate the observer (this is a C++ code generation process, compilation and
linking with IF libraries). The observer needs less than a second to qualify
this claim as non-conforming. In general, all traces were checked in a matter
of seconds.
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7 Conclusions and future work
We have proposed a methodology for testing conformance of an important
class of real-time applications in an automatic way. The class includes all
applications for which a speciﬁcation is available and can be translated into a
network of timed automata. In particular, the class includes robotic applica-
tions where speciﬁcations are considered to be the plans describing the robot
mission. Such plans can be automatically translated to timed automata [1].
The method relies on the automatic generation of an observer from the
speciﬁcation, on the one hand, and on the instrumentation of the system to be
tested, on the other hand. The testing process consists in feeding the traces
generated by the instrumented system to the observer, which is a testing
device, used to check conformance of a trace to the speciﬁcation. We have
validated the approach on the NASA K9 Rover case study.
Regarding future work, we plan to study the instrumentation and trace
generation problems. As mentioned above, instrumentation should be possible
to automate, by identifying a mapping between execution platform events and
speciﬁcation events, and automatically scanning the code, adding event/time-
stamp exporting commands to the identiﬁed platform events. Trace generation
has a lot of similarities to test-case generation, since the system under test
must be run a number of times, with diﬀerent inputs, to obtain a set of
traces. Input coverage and other techniques can be employed here to obtain
an adequate set of traces. In fact, it is an interesting question how to deﬁne
coverage in the case where the inputs are plans.
We also plan to study the representation of observers as ﬁnite automata
(timed or untimed). This is not always possible, because timed automata are
non-determinizable in general [2]. Moreover, checking whether a particular
TA is determinizable and determinizing it is algorithmically impossible in
general [26]. Identifying classes of TA (e.g. those generated from plans) for
which the above problems are solvable is a possible step in this direction.
Finally, we envisage extending our approach to other high-level speciﬁca-
tion languages and experimenting with more case studies.
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